Consumer Document Analytical Accelerator Hardware

نویسندگان

چکیده

Document scanning devices are used for visual character recognition, followed by text analytics in the software. Often such extraction is insecure, and any third party can manipulate information. On other hand, near-edge processing restrained limited resources connectivity issues. The primary factors that lead to exploring independent hardware with natural language (NLP) capabilities latency during cloud computing costs. This paper introduces a accelerator information retrieval using memristive TF-IDF implementation. In this system, each sentence represented crossbar layer, column containing single word. number of matching scores TF IDF values was implemented operational amplifier-based comparator accumulator circuits. circuit designed 180nm CMOS process, Knowm Multi-Stable Switch memristor model, WOx device parameters. We compared its performance standard benchmark dataset. Variability device-to-device related issues were also taken into consideration analysis. concludes implementing score calculation applications as summarization.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Multimedia Execution Hardware Accelerator

In this paper we show that some expressions frequently used in multimedia applications can be formulated as a general add-multiply-add operation. We further show a hardwired implementation of the Add-MultiplyAdd instruction which is no more complex than the multiplier implementation. Furthermore we show that two frequently motion estimation operations, the Sum and Mean of Absolute Differences, ...

متن کامل

Hardware Accelerator for Raptor Decoder

Hard Raptor Codes (designed for erasure channels) are widely used for mobile multimedia content delivery, and yet they have not been investigated in the context of embedded systems where the energy dissipation is as important as the timing performance. The most time consuming part of Raptor decoder is the matrix inversion operation. This paper proposes a hardware accelerator, for two matrix inv...

متن کامل

A reconfigurable SOM hardware accelerator

A dynamically reconfigurable hardware accelerator for self-organizing feature maps is presented. The system is based on the universal rapid prototyping system RAPTOR2000 that has been developed by the authors. The modular prototyping system is based on XILINX FPGAs and is capable of emulating hardware implementations with a complexity of more than 24 million system gates. RAPTOR2000 is linked t...

متن کامل

Reconfigurable Hardware Resources in Accelerator Control Systems

The development of modern accelerator control systems has taken advantage of the possibility to use standard architecture designs based on the experience gained in industrial applications. Communication buses, board formats, operating systems, network protocols and operator interface software are the main elements of this new approach. In this paper we will discuss the way to apply this method ...

متن کامل

Hardware Accelerator for Subgraph Isomorphism Problems

Many applications can be m o deled a s s u b graph iso-morphism problems, which are g e n e r ally NP-complete. This paper presents an algorithm that is suited for hardware implementation. The prototype a c celerator that operates at 16.5 MHz on a Lucent ORCA 2C15A FPGA outperforms the software implementation of Ullmann's algorithm on a 400 MHz Pentium II by 10 times in the best case. 1 Subgrap...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Access

سال: 2023

ISSN: ['2169-3536']

DOI: https://doi.org/10.1109/access.2023.3237463